[opcodes, sim, xcc] made *w insns illegal in RV32
[riscv-isa-sim.git] / riscv / insns / addiw.h
1 require_xpr64;
2 RD = sext32(SIMM + RS1);