[xcc,sim,opcodes] more rvc instructions and bug fixes
[riscv-isa-sim.git] / riscv / insns / c_addi.h
1 require_rvc;
2 CRD = sext_xprlen(CRS2 + CIMM6);