Generate instruction decoder dynamically

[riscv-isa-sim.git] / riscv / insns / c_j.h

require_rvc;
set_pc(CJUMP_TARGET);