Generate instruction decoder dynamically

[riscv-isa-sim.git] / riscv / insns / c_ld0.h

require_rvc;
require_xpr64;
CRD = mmu.load_int64(CRS1);