[sim] add vt stuff

[riscv-isa-sim.git] / riscv / insns / fld_v.h

require_fp;
VEC_LOAD(FRD, load_int64, 8);