[sim] add vt stuff

[riscv-isa-sim.git] / riscv / insns / flw_v.h

require_fp;
VEC_LOAD(FRD, load_int32, 4);