[sim] add vt stuff

[riscv-isa-sim.git] / riscv / insns / lbst_v.h

VEC_LOAD(RD, load_int8, RS2);