[sim] add vt stuff

[riscv-isa-sim.git] / riscv / insns / lhu_v.h

VEC_LOAD(RD, load_uint16, 2);