[sim] add vt stuff

[riscv-isa-sim.git] / riscv / insns / lw_v.h

VEC_LOAD(RD, load_int32, 4);