[sim] add vt stuff

[riscv-isa-sim.git] / riscv / insns / sdst_v.h

require_xpr64;
VEC_STORE(RD, store_uint64, RS2);