[opcodes, sim, xcc] made *w insns illegal in RV32
[riscv-isa-sim.git] / riscv / insns / sub.h
1 RD = sext_xprlen(RS1 - RS2);