[sim] add vt stuff

[riscv-isa-sim.git] / riscv / insns / sw_v.h

VEC_STORE(RD, store_uint32, 4);