git.libre-soc.org Git - riscv-isa-sim.git/search

2016-05-23	Tim Newsome	Implement reading of CSRs.	commit \| commitdiff \| tree
2016-05-23	Tim Newsome	Add some tests that pass and test something.	commit \| commitdiff \| tree
2016-05-23	Tim Newsome	Flush icache when using swbps and report to gdb.	commit \| commitdiff \| tree
2016-05-23	Tim Newsome	Add very basic 'make check'.	commit \| commitdiff \| tree
2016-05-23	Tim Newsome	Make 'make check' not hang forever.	commit \| commitdiff \| tree
2016-05-23	Tim Newsome	Software breakpoints seem to work.	commit \| commitdiff \| tree
2016-05-23	Tim Newsome	Rewrite GPL'd code from OpenOCD.	commit \| commitdiff \| tree
2016-05-23	Tim Newsome	Looks like single step works.	commit \| commitdiff \| tree
2016-05-23	Tim Newsome	Add -H to start halted.	commit \| commitdiff \| tree
2016-05-23	Tim Newsome	Implement binary memory write.	commit \| commitdiff \| tree
2016-05-23	Tim Newsome	Now you can halt/continue from gdb.	commit \| commitdiff \| tree
2016-05-23	Tim Newsome	Register read looks sane now.	commit \| commitdiff \| tree
2016-05-23	Tim Newsome	gdb can now read spike memory.	commit \| commitdiff \| tree
2016-05-23	Tim Newsome	Hack to the point where gdb reads a register.	commit \| commitdiff \| tree
2016-05-23	Tim Newsome	Listen on a socket for gdb to connect to.	commit \| commitdiff \| tree
2016-05-19	Tim Newsome	Merge pull request #42 from csail-csg/master	commit \| commitdiff \| tree

Simple-V augmented version of spike