| 2020-09-06 |
Luke Kenneth Casson... | pass col_subset throughout PowerDecoder
|
commit | commitdiff | tree |
| 2020-09-06 |
Luke Kenneth Casson... | reorganise PowerOp to be dynamic
|
commit | commitdiff | tree |
| 2020-09-06 |
Luke Kenneth Casson... | reorg of PowerOp to be able to dynamically subset it
|
commit | commitdiff | tree |
| 2020-09-06 |
Luke Kenneth Casson... | grr, autopep8 messing up
|
commit | commitdiff | tree |
| 2020-09-06 |
Luke Kenneth Casson... | copy dec SPR into decoder cur_state
|
commit | commitdiff | tree |
| 2020-09-06 |
Luke Kenneth Casson... | add reset option to Register
|
commit | commitdiff | tree |
| 2020-09-06 |
Luke Kenneth Casson... | wark-wark, fast regs is binary-addressed
|
commit | commitdiff | tree |
| 2020-09-06 |
Luke Kenneth Casson... | add unit test for slow SPRs (SPRG0/1)
|
commit | commitdiff | tree |
| 2020-09-06 |
Luke Kenneth Casson... | minor code-munge on SPR-to-FAST mapping
|
commit | commitdiff | tree |
| 2020-09-06 |
Luke Kenneth Casson... | use with subTest in spr unit test
|
commit | commitdiff | tree |
| 2020-09-06 |
Luke Kenneth Casson... | redo generation of microwatt.v from litex
|
commit | commitdiff | tree |
| 2020-09-06 |
Luke Kenneth Casson... | add comments for DEC / TB
|
commit | commitdiff | tree |
| 2020-09-06 |
Luke Kenneth Casson... | add a DEC/TB FSM to TestIssuer
|
commit | commitdiff | tree |
| 2020-09-06 |
Luke Kenneth Casson... | move DEC and TB from StateRegs to FastRegs for several...
|
commit | commitdiff | tree |
| 2020-09-06 |
Luke Kenneth Casson... | add DEC SPR to CoreState and PowerDecoder, activate...
|
commit | commitdiff | tree |
| 2020-09-06 |
Luke Kenneth Casson... | add DEC and TB to State regfile
|
commit | commitdiff | tree |
| 2020-09-06 |
Luke Kenneth Casson... | add DEC/TB SPRs to spr pipeline
|
commit | commitdiff | tree |
| 2020-09-05 |
Luke Kenneth Casson... | add comments on MSR read
|
commit | commitdiff | tree |
| 2020-09-05 |
Luke Kenneth Casson... | move GPIO IRQ to 15 to match microwatt modifications
|
commit | commitdiff | tree |
| 2020-09-05 |
Luke Kenneth Casson... | hmmm XICS data being asserted on wb bus for too long
|
commit | commitdiff | tree |
| 2020-09-05 |
Luke Kenneth Casson... | argh missed a VHDL "&" translating to Cat
|
commit | commitdiff | tree |
| 2020-09-05 |
Luke Kenneth Casson... | reduce XICS address lookup by 2 bits
|
commit | commitdiff | tree |
| 2020-09-05 |
Luke Kenneth Casson... | MSR read in INSN_READ only occurs for 1 cycle
|
commit | commitdiff | tree |
| 2020-09-05 |
Luke Kenneth Casson... | sync on ICP eint
|
commit | commitdiff | tree |
| 2020-09-05 |
Luke Kenneth Casson... | connect XICS core irq to Decode2 eint
|
commit | commitdiff | tree |
| 2020-09-05 |
Luke Kenneth Casson... | whoops, combinatorial loop on pending_priority
|
commit | commitdiff | tree |
| 2020-09-05 |
Luke Kenneth Casson... | use stbcix in test
|
commit | commitdiff | tree |
| 2020-09-05 |
Luke Kenneth Casson... | XICS addresses in words: divide by 4
|
commit | commitdiff | tree |
| 2020-09-05 |
Luke Kenneth Casson... | whoops, ICS in litex sim needs to be 0x1000 size region
|
commit | commitdiff | tree |
| 2020-09-05 |
Luke Kenneth Casson... | add lwzcix unit test
|
commit | commitdiff | tree |
| 2020-09-05 |
Luke Kenneth Casson... | increase wishbone address width to 29 for xics and...
|
commit | commitdiff | tree |
| 2020-09-05 |
Luke Kenneth Casson... | submodule update
|
commit | commitdiff | tree |
| 2020-09-05 |
Luke Kenneth Casson... | add simple GPIO wishbone bus to litex sim.py
|
commit | commitdiff | tree |
| 2020-09-05 |
Luke Kenneth Casson... | add stbcix and lwzcix to power_enum list
|
commit | commitdiff | tree |
| 2020-09-05 |
Luke Kenneth Casson... | add simple GPIO peripheral to verilog TestIssuer
|
commit | commitdiff | tree |
| 2020-09-05 |
Luke Kenneth Casson... | move wb read/write to separate util test library and...
|
commit | commitdiff | tree |
| 2020-09-05 |
Luke Kenneth Casson... | add simple wishbone GPIO peripheral
|
commit | commitdiff | tree |
| 2020-09-04 |
Luke Kenneth Casson... | add sld test with RB=64 to see what happens
|
commit | commitdiff | tree |
| 2020-09-04 |
Luke Kenneth Casson... | reduce CSR data width to 8 as an experiment
|
commit | commitdiff | tree |
| 2020-09-04 |
Luke Kenneth Casson... | add UART reserved IRQ @ 0
|
commit | commitdiff | tree |
| 2020-09-04 |
Luke Kenneth Casson... | add XICS memory regions, shrink litex CSR memmap size...
|
commit | commitdiff | tree |
| 2020-09-04 |
Luke Kenneth Casson... | adding XICS wb slave devices to litex sim
|
commit | commitdiff | tree |
| 2020-09-04 |
Luke Kenneth Casson... | bring out XICS ICS interrupt levels so that they can...
|
commit | commitdiff | tree |
| 2020-09-04 |
Luke Kenneth Casson... | adding option to include XICS external interrupts.
|
commit | commitdiff | tree |
| 2020-09-04 |
Luke Kenneth Casson... | add means to run hello_world.bin under simulation
|
commit | commitdiff | tree |
| 2020-09-03 |
Luke Kenneth Casson... | do more on dcache conversion
|
commit | commitdiff | tree |
| 2020-09-03 |
Luke Kenneth Casson... | testing microwatt 3.bin (2.bin ok)
|
commit | commitdiff | tree |
| 2020-09-02 |
Luke Kenneth Casson... | when mtocrf FXM is 0, the CR has to be set to CR7
|
commit | commitdiff | tree |
| 2020-09-02 |
Luke Kenneth Casson... | fix bug in cmpli (and cmplw)
|
commit | commitdiff | tree |
| 2020-09-02 |
Luke Kenneth Casson... | sign-extend lhax needs 16-64, separate from lwax which...
|
commit | commitdiff | tree |
| 2020-09-02 |
Luke Kenneth Casson... | add bc ctr regression test when CTR=0 and CTR=1
|
commit | commitdiff | tree |
| 2020-09-02 |
Luke Kenneth Casson... | update submodule
|
commit | commitdiff | tree |
| 2020-09-02 |
Luke Kenneth Casson... | bug in carry32 handling in OP_CMP
|
commit | commitdiff | tree |
| 2020-09-02 |
Luke Kenneth Casson... | add cmpl regression test (one binary, one assembly)
|
commit | commitdiff | tree |
| 2020-09-02 |
Luke Kenneth Casson... | add cmpl microwatt 1.bin test, cmpl
|
commit | commitdiff | tree |
| 2020-09-02 |
Luke Kenneth Casson... | series of extensive modifications to fix long-standing...
|
commit | commitdiff | tree |
| 2020-08-31 |
Luke Kenneth Casson... | add XER to fastregs and "construct" it in mfspr/mtspr
|
commit | commitdiff | tree |
| 2020-08-30 |
Luke Kenneth Casson... | redo OP_CMP based on microwatt. L=1 had been ignored
|
commit | commitdiff | tree |
| 2020-08-30 |
Luke Kenneth Casson... | reversal of FXM mask for one-hot selection in OP_MTCR...
|
commit | commitdiff | tree |
| 2020-08-30 |
Luke Kenneth Casson... | working on dcache.py
|
commit | commitdiff | tree |
| 2020-08-30 |
Luke Kenneth Casson... | tidyup on mul proof
|
commit | commitdiff | tree |
| 2020-08-30 |
Luke Kenneth Casson... | set mul post_stage o.ok only when needed, and fix xer_so...
|
commit | commitdiff | tree |
| 2020-08-29 |
Luke Kenneth Casson... | minor code-shuffle, comments
|
commit | commitdiff | tree |
| 2020-08-29 |
Luke Kenneth Casson... | slowly morphing towards using an XER bit-field selector...
|
commit | commitdiff | tree |
| 2020-08-29 |
Luke Kenneth Casson... | break down XER into flags
|
commit | commitdiff | tree |
| 2020-08-29 |
Luke Kenneth Casson... | add XER read via DMI interface to sim.py
|
commit | commitdiff | tree |
| 2020-08-29 |
Luke Kenneth Casson... | add hack to get at XER through DMI interface
|
commit | commitdiff | tree |
| 2020-08-29 |
Luke Kenneth Casson... | submodule update
|
commit | commitdiff | tree |
| 2020-08-29 |
Luke Kenneth Casson... | yep disable OE for MULH64/32 and EXTS and CNTZ
|
commit | commitdiff | tree |
| 2020-08-29 |
Luke Kenneth Casson... | investigating CR mtocrf / mfocrf
|
commit | commitdiff | tree |
| 2020-08-29 |
Luke Kenneth Casson... | add additional CR regression tests
|
commit | commitdiff | tree |
| 2020-08-29 |
Luke Kenneth Casson... | allow pseudocode numbering to decrement in for-loops
|
commit | commitdiff | tree |
| 2020-08-29 |
Luke Kenneth Casson... | add wat to write out raw binary assembled programs
|
commit | commitdiff | tree |
| 2020-08-29 |
Luke Kenneth Casson... | CR FXM becomes a full mask.
|
commit | commitdiff | tree |
| 2020-08-27 |
Luke Kenneth Casson... | https://bugs.libre-soc.org/show_bug.cgi?id=476
|
commit | commitdiff | tree |
| 2020-08-27 |
Luke Kenneth Casson... | xer so is not being passed through to CR0
|
commit | commitdiff | tree |
| 2020-08-27 |
Luke Kenneth Casson... | really bad hack to fix simulator bug in carry handling
|
commit | commitdiff | tree |
| 2020-08-27 |
Luke Kenneth Casson... | augment addme test case to show bug #476
|
commit | commitdiff | tree |
| 2020-08-27 |
Luke Kenneth Casson... | add addze and addme uni tests
|
commit | commitdiff | tree |
| 2020-08-27 |
Luke Kenneth Casson... | incompatibility with POWER9 on mulhw/u due to lack...
|
commit | commitdiff | tree |
| 2020-08-27 |
Luke Kenneth Casson... | overflow-enable does not occur on shift operations
|
commit | commitdiff | tree |
| 2020-08-27 |
Luke Kenneth Casson... | oink, write_cr shiftrot record width was zero (??)
|
commit | commitdiff | tree |
| 2020-08-27 |
Luke Kenneth Casson... | sorting out shift_rot to use new output stage data...
|
commit | commitdiff | tree |
| 2020-08-27 |
Luke Kenneth Casson... | need to read SO if Rc=1
|
commit | commitdiff | tree |
| 2020-08-27 |
Luke Kenneth Casson... | reorg of SO handling related to CR0
|
commit | commitdiff | tree |
| 2020-08-26 |
Luke Kenneth Casson... | use sub-test in logical test_pipe_caller
|
commit | commitdiff | tree |
| 2020-08-26 |
Luke Kenneth Casson... | investigating div fsm and simulator bug
|
commit | commitdiff | tree |
| 2020-08-25 |
Luke Kenneth Casson... | although shift-rot does not alter XER.so it still needs...
|
commit | commitdiff | tree |
| 2020-08-25 |
Luke Kenneth Casson... | add way to capture CR from DMI in litex sim
|
commit | commitdiff | tree |
| 2020-08-25 |
Luke Kenneth Casson... | add CR read to DMI interface
|
commit | commitdiff | tree |
| 2020-08-25 |
Luke Kenneth Casson... | shorten using temp vars
|
commit | commitdiff | tree |
| 2020-08-25 |
Luke Kenneth Casson... | add CR DMI interface
|
commit | commitdiff | tree |
| 2020-08-25 |
Luke Kenneth Casson... | add crxor unit test to qemu
|
commit | commitdiff | tree |
| 2020-08-24 |
Luke Kenneth Casson... | argh, reading regfile over DMI was overlapped and corrupting...
|
commit | commitdiff | tree |
| 2020-08-24 |
Luke Kenneth Casson... | add isel CR tests to run on qemu (confirmed working)
|
commit | commitdiff | tree |
| 2020-08-24 |
Luke Kenneth Casson... | make it easier to select FSM/Pipe DIV unit
|
commit | commitdiff | tree |
| 2020-08-24 |
Luke Kenneth Casson... | fix *another* ld-update-related timing / FSM issue
|
commit | commitdiff | tree |
| 2020-08-24 |
Luke Kenneth Casson... | tidyup / shuffle after review
|
commit | commitdiff | tree |
| 2020-08-24 |
Luke Kenneth Casson... | remove default parameter
|
commit | commitdiff | tree |
| 2020-08-24 |
Luke Kenneth Casson... | "WAY" does not exist - range(NUM_WAYS) was intended
|
commit | commitdiff | tree |
| next |
projects / soc.git / search