projects / riscv-isa-sim.git / search
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
Implement register writes.
2016-05-23 Tim NewsomeImplement register writes.
 commit | commitdiff | tree
2016-05-23 Tim NewsomeProperly clean up spike.
 commit | commitdiff | tree
2016-05-23 Tim NewsomeImplement reading of CSRs.
 commit | commitdiff | tree
2016-05-23 Tim NewsomeAdd some tests that pass and test something.
 commit | commitdiff | tree
2016-05-23 Tim NewsomeFlush icache when using swbps and report to gdb.
 commit | commitdiff | tree
2016-05-23 Tim NewsomeAdd very basic 'make check'.
 commit | commitdiff | tree
2016-05-23 Tim NewsomeMake 'make check' not hang forever.
 commit | commitdiff | tree
2016-05-23 Tim NewsomeSoftware breakpoints seem to work.
 commit | commitdiff | tree
2016-05-23 Tim NewsomeRewrite GPL'd code from OpenOCD.
 commit | commitdiff | tree
2016-05-23 Tim NewsomeLooks like single step works.
 commit | commitdiff | tree
2016-05-23 Tim NewsomeAdd -H to start halted.
 commit | commitdiff | tree
2016-05-23 Tim NewsomeImplement binary memory write.
 commit | commitdiff | tree
2016-05-23 Tim NewsomeNow you can halt/continue from gdb.
 commit | commitdiff | tree
2016-05-23 Tim NewsomeRegister read looks sane now.
 commit | commitdiff | tree
2016-05-23 Tim Newsomegdb can now read spike memory.
 commit | commitdiff | tree
2016-05-23 Tim NewsomeHack to the point where gdb reads a register.
 commit | commitdiff | tree
2016-05-23 Tim NewsomeListen on a socket for gdb to connect to.
 commit | commitdiff | tree
2016-05-19 Tim NewsomeMerge pull request #42 from csail-csg/master
 commit | commitdiff | tree
Simple-V augmented version of spike