Update README.md for freg info
[riscv-isa-sim.git] / .gitignore
1 build/
2 *.gch
3 autom4te.cache/
4 .*.swp