Set tval to 0 on traps with no specified tval
[riscv-isa-sim.git] / dummy_rocc / dummy_rocc.ac
1