Merge pull request #117 from riscv/multicore_debug
[riscv-isa-sim.git] / dummy_rocc / dummy_rocc.ac
1