Fix 2 trigger corner cases. (#229)
[riscv-isa-sim.git] / dummy_rocc / dummy_rocc.ac
1