Support debug system bus access.
[riscv-isa-sim.git] / dummy_rocc / dummy_rocc.ac
1