Use new NaN discipline
[riscv-isa-sim.git] / hwacha / insns / vflsegstw.h
1 VEC_SEG_ST_LOAD(FPR, load_int32, XS2, 4);