Use new NaN discipline
[riscv-isa-sim.git] / hwacha / insns / vfmsv_s.h
1 for (uint32_t i=0; i<VL; i++) {
2 UT_WRITE_FRD(i, XS1);
3 }