Use new NaN discipline
[riscv-isa-sim.git] / hwacha / insns / vlsegstw.h
1 VEC_SEG_ST_LOAD(XPR, load_int32, XS2, 4);