Use new NaN discipline

[riscv-isa-sim.git] / hwacha / insns / vmvv.h

for (uint32_t i=0; i<VL; i++) {
  UT_WRITE_RD(i, UT_RS1(i));
}