Use new NaN discipline

[riscv-isa-sim.git] / hwacha / insns_ut / ut_fcvt_h_l.h

require_rv64;
require_fp;
softfloat_roundingMode = RM;
WRITE_HFRD(i64_to_f32(RS1));
set_fp_exceptions;