Use new NaN discipline

[riscv-isa-sim.git] / hwacha / insns_ut / ut_fcvt_l_h.h

require_rv64;
require_fp;
softfloat_roundingMode = RM;
WRITE_RD(f32_to_i64(HFRS1, RM, true));
set_fp_exceptions;