Use new NaN discipline
[riscv-isa-sim.git] / hwacha / insns_ut / ut_flt_h.h
1 require_fp;
2 WRITE_RD(f32_lt(HFRS1, HFRS2));
3 set_fp_exceptions;