projects / riscv-isa-sim.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Use new NaN discipline
[riscv-isa-sim.git] / hwacha / insns_ut / ut_fmovn.h
1 if (RS1 & 0x1) WRITE_FRD(FRS2);
Simple-V augmented version of spike