projects / riscv-isa-sim.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
add operators test class
[riscv-isa-sim.git] / operators / operators_test.h
1 #define require_rv64
Simple-V augmented version of spike