temporary undoing of renaming
[riscv-isa-sim.git] / riscv / insns / addi.h
1 RD = sext_xprlen(RS1 + SIMM);