[xcc] minor performance tweaks

[riscv-isa-sim.git] / riscv / insns / addiw.h

require_xpr64;
RD = sext32(SIMM + RS1);