[xcc] minor performance tweaks

[riscv-isa-sim.git] / riscv / insns / andi.h

RD = SIMM & RS1;