projects / riscv-isa-sim.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
temporary undoing of renaming
[riscv-isa-sim.git] / riscv / insns / blt.h
1 if(sreg_t(cmp_trunc(RS1)) < sreg_t(cmp_trunc(RS2)))
2 set_pc(BRANCH_TARGET);
Simple-V augmented version of spike