projects / riscv-isa-sim.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Move towards RVC v1.8
[riscv-isa-sim.git] / riscv / insns / c_addi.h
1 require_extension('C');
2 WRITE_RD(sext_xlen(RVC_RS1 + insn.rvc_imm()));
Simple-V augmented version of spike