projects / riscv-isa-sim.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
work towards rvc 1.8
[riscv-isa-sim.git] / riscv / insns / c_addw.h
1 require_extension('C');
2 require_rv64;
3 WRITE_RVC_RS1S(sext32(RVC_RS1S + RVC_RS2S));
Simple-V augmented version of spike