work towards rvc 1.8

[riscv-isa-sim.git] / riscv / insns / c_andi.h

require_extension('C');
WRITE_RVC_RS1S(RVC_RS1S & insn.rvc_imm());