[xcc] minor performance tweaks

[riscv-isa-sim.git] / riscv / insns / c_flw.h

require_rvc;
require_fp;
FCRDS = mmu.load_int32(CRS1S+CIMM5*4);