projects / riscv-isa-sim.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
work towards rvc 1.8
[riscv-isa-sim.git] / riscv / insns / c_lbu.h
1 require_extension('C');
2 WRITE_RVC_RS2S(MMU.load_uint8(RVC_RS1S + insn.rvc_lb_imm()));
Simple-V augmented version of spike