[xcc] minor performance tweaks

[riscv-isa-sim.git] / riscv / insns / c_lw0.h

require_rvc;
CRD = mmu.load_int32(CRS1);