[xcc] minor performance tweaks

[riscv-isa-sim.git] / riscv / insns / c_or3.h

require_rvc;
CRDS = CRS1S | CRS2BS;