[xcc] minor performance tweaks
[riscv-isa-sim.git] / riscv / insns / c_srai32.h
1 require_rvc;
2 require_xpr64;
3 CRDS = sreg_t(CRDS) >> (32+CIMM5U);