projects / riscv-isa-sim.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Fix --dc flag
[riscv-isa-sim.git] / riscv / insns / c_srl.h
1 require_extension('C');
2 WRITE_RVC_RS1S(sext_xlen(zext_xlen(RVC_RS1S) >> (RVC_RS2S & (xlen-1))));
Simple-V augmented version of spike