New RV64C proposal

[riscv-isa-sim.git] / riscv / insns / c_srli.h

require_extension('C');
require(insn.rvc_imm() < xlen);
WRITE_RD(sext_xlen(zext_xlen(RVC_RS1) >> insn.rvc_imm()));