Support setting ISA/subsets with --isa flag
[riscv-isa-sim.git] / riscv / insns / c_sw.h
1 require_extension('C');
2 MMU.store_uint32(RVC_RS1S + insn.rvc_lw_imm(), RVC_RS2S);