[xcc] minor performance tweaks

[riscv-isa-sim.git] / riscv / insns / c_swsp.h

require_rvc;
mmu.store_uint32(XPR[30]+CIMM6*4, CRS2);