[xcc] minor performance tweaks
[riscv-isa-sim.git] / riscv / insns / divu.h
1 if(RS2 == 0)
2 RD = UINT64_MAX;
3 else
4 RD = sext_xprlen(zext_xprlen(RS1) / zext_xprlen(RS2));