[xcc] minor performance tweaks

[riscv-isa-sim.git] / riscv / insns / flw.h

require_fp;
FRD = mmu.load_int32(RS1+SIMM);