Simplify RV32 comparisons
[riscv-isa-sim.git] / riscv / insns / fmv_h_x.h
1