[xcc] minor performance tweaks
[riscv-isa-sim.git] / riscv / insns / fsgnjn_d.h
1 require_fp;
2 FRD = (FRS1 &~ INT64_MIN) | ((~FRS2) & INT64_MIN);