[xcc] minor performance tweaks

[riscv-isa-sim.git] / riscv / insns / fsgnjx_d.h

require_fp;
FRD = FRS1 ^ (FRS2 & INT64_MIN);